UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Analog/Mixed Signal Design Lead/Manager

161973
San Jose, CA, United States
Dec 8, 2021

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? At Xilinx, we hire and develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the start, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and enhance people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx we care deeply about creating meaningful development experiences while building a strong sense of belonging and connection. We foster an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

 

Job Description

  • Lead an analog/mixed signal silicon IPs design team with a domain focus on high speed/low power PLL and Clocking,
  • End-to-end ownership of PLL design and development, from concept phase to post-silicon optimization
  • Development of workflows and methodology for best in-class/best PPA PLL/Clocking circuits designs.
  • Contribute to the definition of microarchitecture and circuit architecture for the implementation of various PLL and clocking blocks.
  • Drive various domains (e.g. Analog Design, Digital Design, Architecture and Design Verification, Layout) across different geographies and time zones, to ensure successful cross-team engagement and high-quality execution
  • Responsibilities include high level planning, work breakdown planning, tasks assignments and progress tracking, schedule and priority management, performance review, mentor, talent development, and hiring.
  • Ensure quality of work within schedule and mitigate overall risk
  • Contribute to the definition of flows that improve efficiency and quality of execution
  • Manage circuit verification flows to confirm design meets performance, power, reliability and timing requirements. Work closely with the mask design organization to deliver the physical design as well as define production/bench-level test plans with post-silicon characterization groups for silicon evaluation to ensure interlocked and high-quality execution

 

Job Qualifications

  • 10+ years of professional experience in the semiconductor industry with focus on analog/mixed signal silicon IP design and development. Master’s in electrical engineering . PhD is preferred
  • Experience managing small to medium size  design engineering teams. Able to lead a team effectively, with good interpersonal skills, enthusiasm and positive energy
  • Experience in FinFET & Dual Patterning nodes such as 16/14/10/7/5nm nodes
  • A consistent record of successfully leading analog/mixed signal design  teams
  • A proven track record of successful design and productization of analog/mixed signal silicon IPs. Direct hands-on experience in PLL/Clocking circuits design is highly desirable.
  • In-depth knowledge of analog, digital, and semi-digital PLL/DLL architecture
  • Extensive experience in Mixed signal/Analog Circuit Design for clock generation, cleanup and distribution blocks specifically in DLL/PLLs and associated subblocks including VCO, charge-pump, dividers, state machines, LDO, feedback and compensation techniques, precision analog bias and bandgap, TDC, interpolator circuits, high speed buffers.
  • Solid knowledge of industry-standard tools and outstanding practices for analog/mixed signal design
  • Analytical thinking and inventive spirit in combination with a proven understanding of risks and risk mitigation
  • Quality-oriented mindset with Strong, effective communication and leadership skills
  • Strong and effective communication skills and team spirit. Enthusiastic team-first mentality.

 

Xilinx is a US federal government contractor and subcontractor. As required by Executive Order, our US employees are required to be fully vaccinated against COVID-19 regardless of the employee’s work location or work arrangement (e.g., telework, remote work, etc.), subject to such exceptions as required by law. If selected, you will be required to be vaccinated against COVID-19 and submit documentation of proof of vaccination or have an approved accommodation by December 8, 2021.

Share:
Refer to the Talent Network

Similar Jobs

System Engineering Intern-Summer 2022

San Jose, CA, United States

Senior Design Verification Engineer

San Jose, CA, United States

Senior SoC Verification Engineer

San Jose, CA, United States

Senior SoC Verification Engineer

San Jose, CA, United States

Senior Verification Engineer

San Jose, CA, United States

Senior Verification Engineer

San Jose, CA, United States

Senior Applications Engineer

San Jose, CA, United States

SOC Integration Intern

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

Senior EHS Engineer

San Jose, CA, United States

Senior Systems Design Engineer - AI/ML

San Jose, CA, United States

Applications Design Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Senior Financial Analyst

San Jose, CA, United States

Software Engineering Intern-Summer 2022

San Jose, CA, United States

Software Engineering Intern-AI/ML Winter 2022

San Jose, CA, United States

Optical Senior Staff Design Engineer

San Jose, CA, United States

Finance Data Architect and Analyst

San Jose, CA, United States

Program Manager, Data Center Marketing

San Jose, CA, United States

Datacenter Alveo Product Planning

San Jose, CA, United States