UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Physical Design Engineer

161781
Hyderabad, India, India
Nov 17, 2021

Share:

Job Description

Description

 

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

 

Role and Responsibilities:

  • Responsible for Physical Design from RTL to GDS2 for blocks at 7nm technology node.

 

Tool Expertise Required:

  • Hands on experience in working with latest PNR tool workflows and technology nodes.
  • Good control over scripting languages like PERL, TCL and strong debug capabilities
  • Ability to debug/workaround and make progress is must.
  • Hands on experience with physical verification tools is beneficial.

 

Education Requirements

  • Master’s/Bachelor’s Degree in Electrical/Electronic engineering

Years of Experience

  • 5+ years of experience in ASIC Synthesis, Place and Route flows and design closure
  • Should be proficient in Tcl/Perl
  • Good communication skills
Share:
Refer to the Talent Network

Similar Jobs

Senior Synthesis CAD Engineer

Hyderabad, India, India

Senior Design Engineer - 1

Hyderabad, India, India

Senior DFT Verification Engineer

Hyderabad, India, India

HR Staffing Coordinator - Contract

Hyderabad, India, India

SR PRODUCT APPS ENGINEER 2

Hyderabad, India, India

Senior Design Engineer

Hyderabad, India, India

Software Engineer 1

Hyderabad, India, India

Senior Physical Design Engineer

Hyderabad, India, India

Intern

Hyderabad, India, India

System Level Verification Engineer

Hyderabad, India, India

Software Engineer

Hyderabad, India, India

Software Engineer

Hyderabad, India, India

Software Engineer 2

Hyderabad, India, India

Staff Hardware Development Engineer

Hyderabad, India, India

Staff Data Center Applications Engineer

Hyderabad, India, India

Commodity Specialist

Hyderabad, India, India

Staff Verification Engineer

Hyderabad, India, India

Staff Software Engineer

Hyderabad, India, India

Staff Software Engineer

Hyderabad, India, India

Senior Verification Engineer

Hyderabad, India, India

Design Engineer

Hyderabad, India, India