We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior HLS Backend Engineer

Beijing Shi, China, China
Nov 5, 2021


Job Description


Xilinx Beijing R&D center is the core team for developing the Vitis High-Level Synthesis (HLS) tool. This tool transforms a C specification(C, C++, SystemC and OpenCL) into a RTL implementation that can be synthesized into a Xilinx FPGA. It improves the productivity for hardware designers by enabling them working at a higher level of abstraction while creating high-performance hardware. It also help improves system performance for software designers as they can accelerate the computation intensive parts of their algorithms on a new compilation target, the FPGA. Specifically, the main responsibilities of this job are:

  • Define the architecture for the hardware design automatically generated from high level synthesis tool.
  • Develop software algorithms for automatically generating the hardware design in high level synthesis tool.



  • Degree of M.S or Ph.D in computer science or electrical engineering.
  • Design/implementation skills in Verilog/VHDL.
  • Experience on C++ programing.
  • Good learning competency and self-motivated
  • Fluent English
  • Experiences on HLS/Compiler/EDA tool development is preferred.
Refer to the Talent Network

Similar Jobs

Senior AI Toolchain Software Engineer

Beijing Shi, China, China

Senior AI Toolchain Engineer

Beijing Shi, China, China

Algorithm Engineer

Beijing Shi, China, China

Staff Field Application Engineer--Hangzhou

Beijing Shi, China, China

Software engineer for HLS

Beijing Shi, China, China