UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Design Engineering Manager - AI Engine

161324
San Jose, CA, United States
Sep 23, 2021

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

Xilinx is seeking a capable and motivated RTL/ASIC design manager to lead front end design team of next generation AI Engine. You will take part in project planning and execution of silicon design of high-performance, low-power processor and accelerator IP for AI/ML applications.

Job Responsibilities

-Manage front end design team to execute on design and implementation of AI/ML accelerator/processor

-Drive key metrics and milestones to meet silicon tapeout schedule

-Review micro-architecture and design to meet architecture spec and optimize power, performance and cost

-Adapt and adjust to evolving requirements with creative and practical decisions

-Drive interaction and collaboration with architecture, verificaton and physical design teams to achieve high quality design

 

Education Requirements
Masters with 3+ years of working experience in the above areas.

Share:
Refer to the Talent Network

Similar Jobs

DPD Applications Engineer

San Jose, CA, United States

Senior System Software Engineer - GPU

San Jose, CA, United States

Systems Design Engineer

San Jose, CA, United States

Staff Embedded Software Engineer

San Jose, CA, United States

Marketing Intern/Co-Op Winter

San Jose, CA, United States

Software Engineer

San Jose, CA, United States

Senior Staff Design Verification Engineer

San Jose, CA, United States

Engineering Lab Technician

San Jose, CA, United States

Business Systems Analyst

San Jose, CA, United States

Senior Verification Engineer

San Jose, CA, United States

Marketing Content Creator

San Jose, CA, United States

Staff SOC Integration Design Engineer

San Jose, CA, United States

Staff SOC Integration Design Engineer

San Jose, CA, United States

Senior Staff Software Engineer - QEMU

San Jose, CA, United States

Product Planning Manager

San Jose, CA, United States

Customer Operations Account Manager

San Jose, CA, United States

System Design Engineer

San Jose, CA, United States

Senior Board/System Test Engineer

San Jose, CA, United States

Business Operations Intern

San Jose, CA, United States

Analog/Mixed Signal Design Lead/Manager

San Jose, CA, United States