UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Staff Design Verification Engineer

160596
San Jose, CA, United States
Jun 4, 2021

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? At Xilinx, we hire and develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the start, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and enhance people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx we care deeply about creating meaningful development experiences while building a strong sense of belonging and connection. We foster an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

 

Job Description

This is an exciting opportunity to work in the Xilinx SOC Verification Team as Senior Verification Engineer. The candidate will have an opportunity to work on state of the art verification environment using UVM verification methodology and C.  The candidate will have opportunity to work on sub system level verification planning and execution

 

We are looking for candidates who have experience with verification of Soc

 

-Create block and Sub-system level verification plan, test plans .

-Develop block level test bench and tests in UVM methodology including scoreboard.

-Work on Sub-system level verification

-Work with designers to get the coverage closure

-Port the block level tests to full chip test bench

-Integrate VIPs as needed

-Work with software, validation and emulation teams as needed.

-Work on other aspects of verification like CDC, gate simulation.

-Work with   silicon validation team on silicon bring up as needed

 

#mh

Job Qualifications

- BS with 12+ years of exp or MS with 8+ years of exp or PhD with 6+ years of exp in Electrical Engineering or Computer Engineer or related equivalent

-Prior experience in architecting and developing self-checking constrained random verification environment using System Verilog and UVM verification methodology.

-Execution of test plan, debugging failures, write functional coverage objects and review the code coverage and function coverage with design team

-Good understanding of object oriented programming concepts.

-Prior experience in verifying is system/sub system level involving multiple blocks.

-Prior experience with protocols such as AXI, APB, AHB etc.

-Programming in scripting languages like Python, TCL and Perl.

-Excellent communication skills

-Good problem solving skills and analytical ability

-Familiarity with EDA tools for simulation, debugging, coverage analysis, CDC, LINT etc.

  

Desirable Qualifications:

- Prior experience with PCIE Protocol

Prior experience with Ethernet

-Understanding of ARM architecture and assembly language programming

-Understanding of I/O Virtualization Concepts.

-Prior experience in integrating Verification IPs (VIP) & UVC in verification environment.

-Prior experience in bringing up gate level simulation and debugging issues.

-Prior experience with dynamic CDC simulations.

-Understanding of FPGA architecture

-Experience with working on Serdes interfaces such as PCIE, Ethernet.

-Exposure to formal verification methodologies

 

Share:
Refer to the Talent Network

Similar Jobs

Senior Modeling and Tool Development Engineer

San Jose, CA, United States

PHY/PLL RTL Design Engineer

San Jose, CA, United States

Senior Customer Operations Account Manager

San Jose, CA, United States

Global Campaign Manager

San Jose, CA, United States

Technical Program Manager- Software

San Jose, CA, United States

Research Engineer

San Jose, CA, United States

RTL Timing Engineer

San Jose, CA, United States

SOC Design Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Senior Staff Design Verification Engineer

San Jose, CA, United States

Staff SOC Design Engineer

San Jose, CA, United States

Senior SoC Verification and Testing Engineer

San Jose, CA, United States

NPI Planning Intern/Co-op

San Jose, CA, United States

Data Center Silicon Product Manager

San Jose, CA, United States

SI/PI Design Engineer

San Jose, CA, United States

Staff System Design Engineer

San Jose, CA, United States

Marketing Systems Engineer Intern

San Jose, CA, United States

Route/Algorithms - Software Engineer

San Jose, CA, United States

DevOps Engineer

San Jose, CA, United States

Senior DevOps Engineer

San Jose, CA, United States

Design Engineer - SoC Integration

San Jose, CA, United States