At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.
Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.
If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.
Xilinx is looking for an individual to lead the Test Development Engineering group in Hyderabad who will report directly to the VP of Test Development Engineering in San Jose. In this role, the candidate will manage a staff of test development managers and a department with over 15 engineers supporting DFT, test pattern development, and bench / ATE validation. Scope of department also includes internal tool development to support FPGA test specific development needs
The TDE Director will engage early with IC design and software engineering groups during pre-silicon development to drive implementation of DFT and develop test plans. The team is responsible for both structural test (scan, MBIST) and functional test / fault grading of the FPGA. The team will work on both pure digital blocks, as well as, mixed signal blocks. The candidate will need to collaborate effectively with Product and Test Engineering in Singapore and overseas to bring-up test patterns on the ATE and resolve design / yield / test pattern issues. The candidate will need to hire talented managers and engineers to continue growing the organization. The candidate should have past experience and success in building an organization that meets business objectives and is adaptable to changing needs.