UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

FPGA Design and Implementation Engineer - Video

159297
San Jose, CA, United States
Nov 12, 2020

Share:

Job Description

Description

In this position you will join a video codec IP development team as the resident FPGA implementation, bringup, debug and timing closure expert.  Our mission at Xilinx is to develop advanced video codec IP supporting HEVC, AV1 and future standards.  The IP may be deployed on FPGA devices and boards as an end product and/or hardened for embedded applications.  You will help target this IP to current generation (Virtex Ultrascale) and next generation (Versal) FPGAs.  In the R&D stage of development you will help to test and debug designs using chipscope for signal tracing, RTL simulation, FW debugger, and other techniques.  In the product release stage you will be involved in timing closure and product release cycles.  Opportunities to expand area of involvement into writing and debugging embedded FW and/or porting designs to the Versal architecture may exist depending on project roadmap and time and ability of the candidate.

 

Education and other Requirements

  • BSEE + 5 years of experience or MSEE + 4 years of experience, or equivalent
  • Expertise working with Xilinx FPGAs and toolflow particularly Vivado/Vitis, including building complex systems from scratch, use of chipscope for debugging, incorporating MicroBlaze embedded processors, place and route optimization for timing closure, working with elaborate AXI interconnect networks, tuning system for efficient DDR access, optimizing for SLR crossings, constraints and other handling of multiple clock domains and more
  • Solid RTL (Verilog) design experience to create glue blocks, internal statistic monitoring for debug, and other small modules
  • Experience with SDK for programming and debugging FW using the built in debugger
  • Comfortable operating in a linux environment
  • Python/Perl and tcl or equivalent scripting ability to automate build processes including synthesis, checkout and archiving of databases
  • Knowledge of basic video encoding and decoding technology useful but can be learned on the job
Share:
Refer to the Talent Network

Similar Jobs

DevOps - Software Build Engineer

San Jose, CA, United States

PHY/PLL Senior RTL Design Engineer

San Jose, CA, United States

Staff Design Verification Engineer

San Jose, CA, United States

Supply Chain Program Manager

San Jose, CA, United States

Senior Test Automation Software Engineer

San Jose, CA, United States

Senior Staff Product Development Engineer

San Jose, CA, United States

Middle End Design Engineer

San Jose, CA, United States

Senior SOC Design Engineer

San Jose, CA, United States

Senior SOC Design Engineer

San Jose, CA, United States

RTL CAD Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

ASIC/SOC Design Engineer

San Jose, CA, United States

FPGA Full Chip Timing Engineer

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

DFT (Design-for-Test) Engineer

San Jose, CA, United States

STA EMIR Methodology Engineer

San Jose, CA, United States

Design Intern - SoC Integration

San Jose, CA, United States