UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Staff Product Development Engineer

159312
San Jose, CA, United States
Nov 10, 2020

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? We develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the beginning, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and improve people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx, we care deeply about creating significant development experiences while building a strong sense of belonging and connection. We champion an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.

Xilinx is looking for a Product Development Engineer to drive & shape up next generation architecture & design enabling advanced ACAP products achieve industry’s leading performance & reliability for multiple market segments & applications. The position provides a rich learning environment that is highly cross-functional with architecture, design, process technology, test, reliability, and manufacturing and provides for unique leadership opportunities. The position is within the Global Operations Pathfinding & Program Management Group based in San Jose, CA

Responsibilities

  • Actively participate & lead cross-functional teams across architecture, IP design, product validation, NPI & test teams to drive DFx for quality, performance, cost, Test, manufacturing & reliability
  • Define and drive technical requirements, metrics & methodology for structural & functional test, silicon debug, binning & characterization, defect tolerance & yield enhancement 
  • Work with design verification teams to ensure DFT implementation & verification
  • Drive execution of enhanced DFX (DFT/Design-For-Debug) methodologies with increased focus on debug support, failure diagnosis
  • Work with designers on physical, power and logical issues impacting DFT, test infrastructure
  • Plan infrastructure needs for product development roadmaps & schedule management
  • Organize & track project issue list, requirements, meeting minutes via conventional (Excel, Power-point etc.), or specific project management tools (JIRA, Microsoft Project etc.) & effectively communicate the rationale for assigned actions to stakeholders & drive for closure
  • Generate technical reports & present project progress during periodic engineering reviews

Qualifications:

  • BS, MS in EE/physics with 9+ yrs. of experience in product and test engineering preferably in various product market areas such as HPC, data center, emulation, automotive & telecom
  • The ideal candidate should have experienced a complete ASIC product life cycle from initial architecture definition, design, verification, packaging, silicon fabrication, test & DFT, Wafer Sort, Final/Package test, characterization burn-in/reliability, yield and diagnosis.
  • Experience in various aspects of DFT - SCAN, ATPG, BSCAN, MBIST
  • Experience with mixed-signal BIST in particular for SERDES, ADC/DACs
  • Experience in silicon debug and diagnostics methodologies and tools
  • Working knowledge of ATE, test hardware, product validation, test data management, analysis, yield improvement
  • Knowledge of FEOL/BEOL silicon fabrication process, package design and development, IC assembly & product QRA
  • Experience leading cross-functional teams with the ability to influence key partners with fact-based approach. Must be a team player
  • Willingness to work as an individual and as part of a team to deliver a product which is debug and test friendly starting from spec creation, design, verification, and finally to productization
Share:
Refer to the Talent Network

Similar Jobs

DevOps - Software Build Engineer

San Jose, CA, United States

PHY/PLL Senior RTL Design Engineer

San Jose, CA, United States

Staff Design Verification Engineer

San Jose, CA, United States

Supply Chain Program Manager

San Jose, CA, United States

Senior Test Automation Software Engineer

San Jose, CA, United States

Senior Staff Product Development Engineer

San Jose, CA, United States

Middle End Design Engineer

San Jose, CA, United States

Senior SOC Design Engineer

San Jose, CA, United States

Senior SOC Design Engineer

San Jose, CA, United States

RTL CAD Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

ASIC/SOC Design Engineer

San Jose, CA, United States

FPGA Full Chip Timing Engineer

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

DFT (Design-for-Test) Engineer

San Jose, CA, United States

STA EMIR Methodology Engineer

San Jose, CA, United States

Design Intern - SoC Integration

San Jose, CA, United States