UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Description
Responsibilities:
1. Deep learning IP and SOC verification environment and platform construction
2. Work with design engineers to complete the full process verification.
Requirements:
1. 5+ years work experience of FPGA/ASIC verification.
2. Skilled in Verilog, System Verilog, UVM, C, Python.
3. Good communication skills, team spirit, sense of responsibility