Description
Responsibilities:
1. Deep learning IP and SOC verification environment and platform construction
2. Work with design engineers to complete the full process verification.
Requirements：
1. 5+ years work experience of FPGA/ASIC verification.
2. Skilled in Verilog, System Verilog, UVM, C, Python.
3. Good communication skills, team spirit, sense of responsibility