UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

FPGA Design Engineer

157817
San Jose, CA, United States
Oct 23, 2019

Share:

Job Description

Description

At Xilinx, we are leading the industry transformation to build an adaptable, intelligent world. ARE YOU bold, collaborative, and creative? At Xilinx, we hire and develop leaders and innovators who want to revolutionize the world of technology. We believe that by embracing diverse ideas, pushing boundaries, and working together as ONEXILINX, anything is possible.

Our culture of innovation began with the invention of the Field Programmable Gate Array (FPGA), and with the 2018 introduction of our Adaptive Compute Acceleration Platform (ACAP), has made a quantum leap in capability, solidifying our role as the adaptable platform supplier of choice. From the start, we have always believed in providing inventors with products and platforms that are infinitely adaptable. From self-driving cars, to world-record genome processing, to AI and big data, to the world's first 5G networks, we empower the world's builders and visionaries whose ideas solve every day problems and enhance people's lives.

If you are PASSIONATE, ADAPTABLE, and INNOVATIVE, Xilinx is the right place for you! At Xilinx we care deeply about creating meaningful development experiences while building a strong sense of belonging and connection. We foster an environment of empowered learning, wellness, community engagement, and recognition, so you can focus on work that matters - world class technology that improves the way we live and work. We are ONEXILINX.


Job Description

 

Xilinx is looking for a talented individual to join the DFE Technology team in the position of FPGA Design Engineer. This team develops high performance and low cost digital front end (DFE) Radio designs for 5G base stations and DOCSIS RemotePHY applications with Xilinx’s unique RFSoC and Versal products and influences future device architectures. As FPGA Design Engineer, you will have the opportunity to work on wireless 5G DFE design, development and system testing which is critical to Xilinx’s growth in sub-6GHz and mmwave 5G applications.


Key Responsibilities

 

  • responsible for design, optimization and testing of communication signal processing algorithms and its fixed precision implementation and test with HDL and embedded C/C++ for Xilinx RFSoC and Versal devices
  • responsible for writing VHDL/Verilog and using Xilinx Vivado and other tools to emulate system test conditions for DFE solutions
  • Develop baremetal/Petalinux/Yocto based embedded FPGA solutions
  • Also responsible for board bring-up in the lab for new products and design
  • Validation of functionality using MATLAB/python/C/C++ based embedded board and hardware-in-the-loop
  • work closely with team members in US, Europe and India offices
  • Candidate will participate in different phases of a project, including architecture, system design, coding, unit testing, integration, board bring-up and maintenance and customer support
  • Create internal and external facing detailed documentation (micro-architecture design documents, test specifications, test reports, user guides, etc.)


#mh

 

Job Requirements

 

· BS with 8+ years of exp or MS with 6+ years of exp or PhD with 3+ years of exp in Electrical Engineering, Computer Engineering, Computer Science or related equivalent

· Experience designing signal processing solutions in VHDL/Verilog optimizing for high throughput with low power consumption

· Experience with gate-level understanding of RTL and synthesis (i.e., understand what RTL looks like/behaves like after it is synthesized into gates/FPGA resources)

· Prior experience designing embedded system on Xilinx Zynq SoC/MPSoC devices is a strong advantage

· Experienced using HDL simulator (Modelsim, VCS, etc) 

· Experience with SystemVerilog desirable

· Prior experience designing solutions with SIMD/VLIW processor architectures is advantageous

· Must have competency in simulating complex communication and signal processing algorithms with matlab/python

· Ability to translate a software model into fixed point hardware implementation

· Excellent written and verbal communication skills in English

· Experience creating internal and/or customer facing detailed documentation


Share:
 
Refer to the Talent Network

Similar Jobs

Software Engineering Intern

San Jose, CA, United States

Staff Analog/Mixed Signal Design Engineer

San Jose, CA, United States

Chief Information Officer

San Jose, CA, United States

SerDes Application Design Intern

San Jose, CA, United States

SerDes Application Design Intern

San Jose, CA, United States

Senior Staff RTL Design Engineer

San Jose, CA, United States

Technical Marketing Engineer - Entry Level

San Jose, CA, United States

Front-End AEM Web Developer

San Jose, CA, United States

Principal Software Engineer

San Jose, CA, United States

Senior Staff SerDes Firmware Engineer

San Jose, CA, United States

Senior RTL Design Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Data Center Product Applications Engineer

San Jose, CA, United States

Senior Software Engineer DevOps

San Jose, CA, United States

Contract Manufacturing Management

San Jose, CA, United States

Senior Pricing & Quoting Analyst

San Jose, CA, United States

Staff SoC Verification Engineer - PCIe

San Jose, CA, United States