UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior DFT Engineer 2

157106
Hyderabad, India, India
May 25, 2019

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global DFX team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX DFX team!


We are looking for experienced and motivated DFX engineers who:

  • Have worked on scan-stitching; and has good knowledge of scan-stitching related concepts.
  • Knows the basics of JTAG & IJTAG.
  • Have worked on ATPG; and are well conversant with the files required to run ATPG.
  • Have worked on Spyglass-Lint and Spyglass-DFT checks
  • Knowledge on automation scripts like PERL/TCL/AWK/SED is a plus.
  • Familiarity with Mentor's Tessent tools suite is a must.
  • Familiarity with Tessent MBIST flow is preferred.
  • Support Spyglass debug and coverage correlation
  • Support ATPG. activities, including debug of  coverage holes on larger designs
  • Support gate-level simulations


Education Requirements

BE/BTech, M.Tech preferred

Years of Experience 
 5 to 8 years of relevant DFT experience
Share:
Refer to the Talent Network

Similar Jobs

Senior Design Engineer 1

Hyderabad, India, India

Storage SW Engineer

Hyderabad, India, India

Engineering manager - IP

Hyderabad, India, India

Senior Design Engineer

Hyderabad, India, India

Software Validaiton Engineer

Hyderabad, India, India

PnR CAD Engineer

Hyderabad, India, India

Design Engineer 2

Hyderabad, India, India

SR SOFTWARE ENGR 1

Hyderabad, India, India

SR SYSTEMS DESIGN ENGINEER 1

Hyderabad, India, India

Design Engineer

Hyderabad, India, India

Design Engineer

Hyderabad, India, India

Design Engieer

Hyderabad, India, India

SOC DFT DIRECTOR

Hyderabad, India, India

Senior Design Engineer 1

Hyderabad, India, India

Senior Design Engineer 1

Hyderabad, India, India

Senior Software Engineer 2

Hyderabad, India, India

Software Development Manager

Hyderabad, India, India

Staff Software Engineer

Hyderabad, India, India

Senior Software Engineer 2

Hyderabad, India, India

Lead Multimedia verification engineer

Hyderabad, India, India

Sr System design engineer

Hyderabad, India, India