UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Design Engineering Manager 2

156600
Hyderabad, India, India
Jul 1, 2019

Share:

Job Description

Description

The Silicon development team is looking for a leader in Xilinx India, for the verification of next generation coherent accelerator infrastructure in Silicon

Responsibilities include the following:

·    Will be leading and managing a team of verification engineers in Xilinx India, and work with a cross geographic team to verify a next generation coherent accelerator infrastructure in Silicon

·    Work with Architecture, design and software teams to drive the verification of distributed coherency infrastructure

·    Develop different verification platforms in SystemC/System Verilog/UVM including utilization of Emulation/Prototyping platforms for verifying next generation distributed cache coherent designs

·    Verify the architecture and performance of the design

·    Work with Architecture and Software teams to ensure micro-architecture and design is fully verified/validated across multiple platforms

·    Be responsible for a comprehensive verification plan and drive the implementation of directed/pseudo-random verification test cases on multiple platforms including emulation and prototyping platforms

 

·    Bachelor’s or Master’s in electrical or computer engineering

·    12+ total of which 4+ years of experience in the verification of CPU/SoC/Cache coherent designs

  •   3+ years' experience in a technical leadership or managerial position

·    Experience in specifying and developing the verification infrastructure for cache coherent computing systems

·    Strong foundation in SoC architecture and verification of multi-core cache coherent processors is a plus ; Experience in distributed cache coherent design verification like ccNUMA designs is desirable

·    Strong analytical problem solving, and attention to details 

·    Strong experience in HDL, verification, and general logic design/verification concepts

·    Expertise in Verilog/System Verilog, C/C++/SystemC, UVM, Scripting languages like Perl/Python, etc.

  • Exposure to protocols like ACE, CCIX is useful

·    Excellent written and verbal communication skills

·    Excellent interpersonal skills, self-motivated

 

Share:
Refer to the Talent Network

Similar Jobs

Staff Design Engineer

Hyderabad, India, India

Senior Staff Software Engineer

Hyderabad, India, India

Sr Design Engineer -1

Hyderabad, India, India

PnR CAD flow and methology developement

Hyderabad, India, India

Embedded Software Eng.

Hyderabad, India, India

Product Apps Engineer 1

Hyderabad, India, India

Product Apps Engineer - 1

Hyderabad, India, India

Senior Software Engineer 2

Hyderabad, India, India

SR DESIGN VERIFICATION ENGR - FPGA SOC

Hyderabad, India, India

IC Layout Engineer 2

Hyderabad, India, India

Senior Design Engineer

Hyderabad, India, India

DFT ENGINEER

Hyderabad, India, India

Senior Design Engineer 2

Hyderabad, India, India

Senior Design Engineer 1

Hyderabad, India, India

Sr. Software Validation engineer

Hyderabad, India, India

Engineering Manager - IP

Hyderabad, India, India

Software Validation Engineer

Hyderabad, India, India

Design Engineer 2

Hyderabad, India, India

Senior Software Engineer

Hyderabad, India, India

Senior Systems Design Engineer

Hyderabad, India, India