Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).
Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team!
Seeking individual who can contribute to the development of cutting edge design in Xilinx FPGAs. Must be able to understand complex networks. Primary task would be to assist with block timing closure (STA) for multiple blocks. Working knowledge of PLLs a plus. Must be able to communicate well among team and with overseas groups. Should have experience in writing Primetime constraints, reading/writing Verilog RTL, schematic design and simulation, back end flows and working with verification/test groups.
Compliant Design Implementation
Education Requirements: Master’s degree in Computer Engineering, Electrical Engineering or related field with 4+ plus years of relevant experience.