UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Serdes PHY Design Intern

156330
San Jose, CA, United States
Apr 18, 2019

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Xilinx Serdes Technology Group develops high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS process. We are currently seeking an analog/mixed-signal design intern to join our world-class team.

 

The candidate will be responsible for one of the following tasks:

- Design of a high-speed ADC-based receiver or DAC-based transmitter for a PAM4 electrical and optical links

- Design of high-speed optical modulator driver and/or optical receiver (e.g. TIA)

Design of high-performance, large-tuning-range Digital PLL for high-speed transceivers

- Explore new tools/flows/methodologies that significantly improve analog/mixed-signal circuit/layout design time

 


This position is open for Ph.D students interested in pursuing career in analog/mixed signal circuit design. The candidates must have taken a graduate-level circuit design classes covering analog/digital circuit design and data-converters. Hands-on experience using circuit simulators as part of a class design project and project/lab-work experience in high-speed circuit design and high-speed data converters are a plus.


Share:
Refer to the Talent Network

Similar Jobs

Senior Design Engineer

San Jose, CA, United States

Software Engineer (High Level Synthesis)

San Jose, CA, United States

Procurement Buyer

San Jose, CA, United States

Product Marketing Engineer, Data Center Group

San Jose, CA, United States

Lead System Validation Engineer

San Jose, CA, United States

Senior System Validation Engineer

San Jose, CA, United States

Staff CAD Engineer (STA)

San Jose, CA, United States

Staff Design Engineer - High Speed Interfaces

San Jose, CA, United States

Data Center Senior Business Marketing Manager

San Jose, CA, United States

Intern - Central Engineering Group

San Jose, CA, United States

Intern - Central Engineering Group

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Senior Financial Analyst

San Jose, CA, United States

Memory Design and Architecture Engineer

San Jose, CA, United States

Embedded Software Engineer

San Jose, CA, United States

Staff Software Engineer

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States