UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Serdes STA Engineer

156254
San Jose, CA, United States
Dec 4, 2018

Share:

Job Description

Description

Join Xilinx’s Serdes Technology Team, this highly visible role, as part of a talented team you will help deliver High Quality Gigabit Transceivers

 

Key Qualifications

  • The position requires thorough knowledge of the ASIC design timing closure flow and methodology. The ideal candidate will have the following background:
  • 2 to 5  years hands-on experience in ASIC timing constraints generation and timing closure
  • Expertise in STA tools (such as Primetime) and methodologies for timing closure with a good understanding of OCV, noise and cross-talk effects on timing
  • Familiarity with all aspects of timing closure of high-performance, mixed-signal SoCs in advanced process technologies
  • Knowledge of timing corners/modes and process variations
  • Knowledge of low-power techniques including clock gating, power gating and multi-voltage designs
  • Proficient in scripting languages Python, Perl and TCL
  • Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups (e.g. digital design, verification, DFT, physical design, etc.).
  • Self starter that is  highly motivated
  • Familiarity with RTL, synthesis, logic equivalence, and backend related methodology and tools

Description

As a STG STA engineer, you will be a part of the Serdes digital design team responsible for providing integrated solutions. Responsibilities include: Block level timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation) Develop and maintain methodology and flows related to timing verification and closure. Generation of timing constraints, analyze timing reports and utilize scripting techniques to develop insights that  drive rapid timing closure. Support digital chip integration work and flows.

 

 

 

 

Education Requirements

 

BSEE is required,. MSEE preferred.



Years of Experience

 

2-5 years

Share:
Refer to the Talent Network

Similar Jobs

Serdes PHY Design Intern

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Administrative Assistant

San Jose, CA, United States

Human Resources Representative

San Jose, CA, United States

System Validation Engineer

San Jose, CA, United States

Sr. Staff FPGA Characterization Engr.

San Jose, CA, United States

Serdes STA Engineer

San Jose, CA, United States

Serdes PHY Design Engineer

San Jose, CA, United States

Embedded Software Engineer

San Jose, CA, United States

Embedded Software Engineer

San Jose, CA, United States

Serdes Analog/Mixed Signal Design Engineer

San Jose, CA, United States

Validation Engineer

San Jose, CA, United States

SerDes Validation Engineer

San Jose, CA, United States

SerDes Architecture and Modeling Engineer

San Jose, CA, United States

Serdes PHY Design Engineer

San Jose, CA, United States

Senior SoC/ASIC Design Verification Engineer

San Jose, CA, United States

IT Merger & Acquisition Director

San Jose, CA, United States

Product Marketing Business Analyst

San Jose, CA, United States

Director of Program Management

San Jose, CA, United States