UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Technical Senior Design Manager - Memory Sub-System

156047
San Jose, CA, United States
May 14, 2019

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team!

 

Job Description:

 

Responsible for design and implementation of sub-systems such as IO and memory. 
  •  Micro architecture and RTL implementation.
  •  Architecture and performance.
  •  Work with Physical design for timing constraints, timing closure and Physical implementation.
  •  Knowledge of DFx.
  • Knowledge of FPGA design implementation.

#mh

Education Requirements

BS, MS or PhD in Electrical Engineering, Computer Engineering or related equivalent


Years of Experience

 

BS with 12+ years or MS with 8+ years or PhD with 5+ years of industry design experience

 

  • Strong foundation in SoC architecture with Memory interfaces
  • Strong analytical problem solving and attention to detail
  • Expertise in HDL, Verification and design concepts
  • Excellent written and verbal communication skills
  • Excellent interpersonal skills
Share:
Refer to the Talent Network

Similar Jobs

Product Line Manager - FPGA

San Jose, CA, United States

Financial Analyst - Corporate FP&A

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Ecosystem Alliance Partner Manager

San Jose, CA, United States

Systems Engineering Intern

San Jose, CA, United States

Senior Staff Network Engineer

San Jose, CA, United States

Senior Financial Analyst

San Jose, CA, United States

Senior Mechancial Engineer

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

Sales Program Manager

San Jose, CA, United States

Legal Team Intern

San Jose, CA, United States

Staff Customer Quality Engineer

San Jose, CA, United States

Senior Pricing Analyst, Business Operations

San Jose, CA, United States

Embedded Systems Software Engineer Intern

San Jose, CA, United States

Senior HRIS Business Analyst

San Jose, CA, United States

Embedded Systems Software Engineer

San Jose, CA, United States

Senior Embedded and Linux Engineer

San Jose, CA, United States

IP Product Marketing Manager

San Jose, CA, United States