UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Senior Staff Product Applications Engineer - FPGA Implementation Software

155794
San Jose, CA, United States
Sep 6, 2018

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team!

 

The Senior Staff Product Management Engineer position is in the FPGA Implementation Software group, located in San Jose (California) or Longmont (Colorado), for an expert engineer to focus on tools feature roadmap definition, specification, validation, documentation, train the trainer material and key customers support. The successful candidate will work closely with several R&D teams, internal application design teams and tier-1 customers to improve FPGA compilation software quality of results and ease of use in order to enable the next generation of designs. He or she will be responsible for the Team Design/Hierarchical Design/Partial Reconfiguration sub-product area. Daily activities will include the following duties:

  • Actively exploring innovative methodologies and their impact on flow and design practices, with emphasis on synthesis (C/C++/RTL), logic optimization, placement, routing, incremental compilation, hierarchical design, partial reconfiguration.
  • Deep-diving on new and critical tool issues seen by customers to identify work-arounds and future enhancements. Triaging/prioritizing/assigning reported issues in the owned sub-product area.
  • Creating and tracking product development schedules and issues, and managing internal software development, as well as cross-functional projects with hardware, marketing and field support teams.
  • Interfacing with Senior Management, Quality, Tech Marketing and Application teams to ensure issues are resolved and corrective actions completed.
  • Developing and delivering training materials on new features and methodologies.
  • Authoring high quality documentation tuned to the needs of the reader for their areas of expertise
  • Staying current with and proposing the internal use of industry approaches, algorithms, and practices

 Education and Experience Requirements 

 

BS or equivalent work experience in Electrical Engineering or similar technology area, with minimum 12 years of relevant experience.

  • Customer Awareness: Has excellent working knowledge of RTL-based design flows and expectations.

  • Product Knowledge: Has excellent working knowledge of the entire FPGA or ASIC design process and tool flow, with in-depth expertise in timing analysis and closure. Has expertise in: HDL, Tcl, Timing and Physical Constraints (SDC/XDC), synthesis/placement/routing/verification tools.
  • Design Enablement: Expert in design analysis, experimentation and methodology for timing closure and runtime reduction.
  • Problem Solving: Ability to handle and solve complex system level issues, internally and with tier-1 customers.
  • Technical Communication: Can simplify and communicate even the most complex subjects, making options, tradeoffs, and impact clear.
Share:
Refer to the Talent Network

Similar Jobs

Debug and Diagnosis Engineer

San Jose, CA, United States

Senior Staff Software Engineer

San Jose, CA, United States

Research Engineer

San Jose, CA, United States

Trade Compliance Specialist

San Jose, CA, United States

Training And Development Program Manager

San Jose, CA, United States

Software Engineer, HDL Simulation

San Jose, CA, United States

Design Engineering Manager

San Jose, CA, United States

Design Engineer

San Jose, CA, United States

Senior Software Engineer

San Jose, CA, United States

DevOps Senior Software Engineer

San Jose, CA, United States

Contracts Manager

San Jose, CA, United States

Senior Hardware Development Engineer

San Jose, CA, United States

DevOps Engineer

San Jose, CA, United States

Staff SOC System Power Engineer

San Jose, CA, United States

Software Engineer (Interactive Design Tools)

San Jose, CA, United States

Datacenter Sales Director - Bay Area

San Jose, CA, United States

Senior Field Applications Engineer

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Design Verification Engineer - DSP

San Jose, CA, United States

Staff Design Engineers (multiple positions)

San Jose, CA, United States

Staff Design Engineer

San Jose, CA, United States

Senior Information Security Analyst

San Jose, CA, United States

Senior Verification Engineer

San Jose, CA, United States

Data Scientist

San Jose, CA, United States