UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Staff HLS Software Engineer

155714
San Jose, CA, United States
Aug 14, 2018

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

You will be part of the SDx, which is the next generation software programming environment to enable application developers with little or no FPGA experience using high level programming languages, such as OpenCL, C and C++, to leverage the power of programmable hardware for application acceleration.

 

 

This position offers the opportunity to design and implementation of significant parts of SDx Compiler. You will get a chance to tackle many interesting and challenging problems on synthesizing designs from high level programming languages to cutting-edge Xilinx All Programmable architecture. #hot #ey

  • MS in CS/CE/EE with 10+ years or PhD with 8+ years of high level synthesis product development experience 
  • Strong C++ programming
  • Familiarity with compiler intermediate representation design, front-end/middle-end/backend partition
  • Hand on experience in developing algorithms to generate optimized circuits base on high level description
  • Familiarity with digital design methodology,
  • Familiarity with mapping to Xilinx's FPGA
  • Familiarity with Xilinx FPGA implementation tool flow and timing closuring
  • Knowledge of computer architecture, especially memory subsystem
  • Experience with OpenCL or CUDA is a plus
  • Experience of LLVM/Clang and open source development is a plus

 

Share:
Refer to the Talent Network

Similar Jobs

Staff Video Codec Design Engineer

San Jose, CA, United States

Financial Analyst

San Jose, CA, United States

Staff Systems Design Engineer

San Jose, CA, United States

Heterogeneous Computing Runtime Engineer

San Jose, CA, United States

IP Solutions Product Marketing Manager

San Jose, CA, United States

Senior Staff Systems Design Engineer

San Jose, CA, United States

SOC Verification and Testing Engineer

San Jose, CA, United States

Senior ASIC/SOC Design Engineer

San Jose, CA, United States

Staff Technical Writer

San Jose, CA, United States

Staff Storage Engineer

San Jose, CA, United States

Senior Staff Hardware Design Engineer

San Jose, CA, United States

Senior Information Security Architect

San Jose, CA, United States

Staff HLS Software Engineer

San Jose, CA, United States

Staff Analog/Mixed-Signal Design Engineer

San Jose, CA, United States

Senior Product Applications Engineer

San Jose, CA, United States

Datacenter IP Senior Design Engineer

San Jose, CA, United States

Datacenter IP Senior Staff Design Engineer

San Jose, CA, United States

Product Engineer - NPI Operations

San Jose, CA, United States

Senior Design Engineer (System Verification)

San Jose, CA, United States

Design Engineer

San Jose, CA, United States

Software Engineer (System Software)

San Jose, CA, United States

Senior HRIS Business Analyst

San Jose, CA, United States