UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

STA Timing Engineer

155241
San Jose, CA, United States
May 29, 2018

Share:

Job Description

Description

Xilinx is seeking an experienced front end implementation engineer for the development of high-performance IP blocks in the company’s next generation product.  Successful candidates will be responsible for prototype implementation of assigned IP blocks to ensure RTL meets all defined quality metrics.  As a member of the Processor Systems Design group, you will work on both design flow automation and product implementation for tapeout.   Close interaction with both the RTL design team and signoff/backen-end implementation team is essential.  Responsibilities include SDC generation/verification, logic synthesis, running RTL LINT, DFT DRC, and CDC verification.  Additional responsibilities may include the development of power intent constraints (UPF), running LEC, Memory BIST insertion, and scan insertion.  Maximizing efficiency through the effective use of automation throughout these processes is expected.

                                                                                                                                                                                            


Applicants should possess a BS/MS in EE or equivalent field with applicable work experience in the several of the following tools.  The position requires substantial TCL-based scripting competence within CAD tool shell environments as wells as stand-alone TCL shell scripts.  Prior work experience in CAD, RTL, or front end implementation teams is expected. 

 

Required:

  • Strong TCL scripting background
  • Synopsys Design Compiler
  • PrimeTime experience including SDC constraint development for complex blocks with many clock domains

 

Optional Experience (experience with 2 or more of the following is desired):

  • Mentor Questa CDC (Zero In)
  • Spyglass LINT and DFT including the development of custom rules
  • Fishtail Confirm
  • Cadence Conformal LEC
  • Cadence Conformal Low Power including UPF development
  • Mentor Tessent Shell Memory BIST
  • Using databases such as Mongodb to store and query design metrics
  • Generation of HTML based dashboards with javascript functionality

 

Experience and Education:

  • Bachelor's degree or equivalent with four years of experience, or a master's degree with two years of experience.

 

Highly motivated candidates with strong written and verbal communication skills and structured, well-organized work habits are desired.


Share:
Refer to the Talent Network

Similar Jobs

Software Engineer (EDA)

San Jose, CA, United States

Senior Software (EDA) Engineer

San Jose, CA, United States

Senior Software Engineer (DevOps)

San Jose, CA, United States

Senior Staff Quality Engineer

San Jose, CA, United States

System Validation Engineer

San Jose, CA, United States

Corporate Events Program Manager

San Jose, CA, United States

Senior Engineer RTL Design

San Jose, CA, United States

NPI Planner / Supply Chain Analyst

San Jose, CA, United States

Writer/Communications Project Specialist

San Jose, CA, United States

Senior Staff System Design Engineer

San Jose, CA, United States

Senior STA Timing Design Engineer

San Jose, CA, United States

Senior Marketing Campaign Manager

San Jose, CA, United States

Datacenter Field Applications Engineer

San Jose, CA, United States

Director of Strategic Planning and Operations

San Jose, CA, United States

Staff Technical Sales Engineer

San Jose, CA, United States

Datacenter Ecosystem & Partner Manager

San Jose, CA, United States

CAD Engineer (EM/IR)

San Jose, CA, United States

Staff Treasury Analyst

San Jose, CA, United States

Staff Software Engineer (Systems)

San Jose, CA, United States

Senior Design Engineer

San Jose, CA, United States

Design Engineer (Memory Interface Design)

San Jose, CA, United States

Staff Design Engineer (DSP Architecture)

San Jose, CA, United States

For technical assistance, please contact xilinx_ta_support@xilinx.com