UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Analog/Mixed Signal Circuit Design Intern

154793
San Jose, CA, United States
Jul 11, 2018

Share:

Job Description

Description

Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP (Adaptive Compute Acceleration Platform), designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future in a multitude of markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, and others. Xilinx's core strengths simultaneously address major industry trends including the explosion of data, heterogeneous computing after Moore's Law, and the dawn of artificial intelligence (AI).

Our global team is growing and we are looking for bold, collaborative and creative people to help us lead the industry transformation to build an adaptable intelligent world. We believe that by embracing diverse ideas, striving for excellence in all that we do, and working together as a unified team, we can accomplish anything. Come do your best work and live your best life as part of the ONEXILINX team!


Xilinx Serdes Technology Group develops high-performance, multi-protocol wireline transceivers in state-of-the-art CMOS process. We are currently seeking an analog/mixed-signal design intern to join our world-class team.

 

The candidate will be responsible for the design of a high-speed ADC-based receiver or DAC-based transmitter

- Define DAC/ADC circuit architecture optimized for a PAM4 electrical an optical links

- Perform link level simulation in Matlab or HSPICE to proof the architecture

- Design circuit components (e.g. SAR-ADC, S/H, Analog Front-end) required to implement the architecture in advanced FinFET process

This position is open for Ph.D students interested in pursuing career in analog/mixed signal circuit design. The candidates must have taken a graduate-level circuit design classes covering analog/digital circuit design and data-converters. Hands-on experience using circuit simulators as part of a class design project and project/lab-work experience in high-speed circuit design and high-speed data converters are a plus.

Share:
 
Refer to the Talent Network

Similar Jobs

Facilities Maintenance Technician

San Jose, CA, United States

Senior IT Applications Manager - Supply Chain

San Jose, CA, United States

Human Resources Program Manager

San Jose, CA, United States

Design Engineering Intern

San Jose, CA, United States

Intern - Software Engineer

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Serdes PHY Design Intern

San Jose, CA, United States

Administrative Assistant

San Jose, CA, United States

Human Resources Representative

San Jose, CA, United States

Sr. Staff FPGA Characterization Engr.

San Jose, CA, United States

Serdes PHY Design Engineer

San Jose, CA, United States

Embedded Software Engineer

San Jose, CA, United States

Embedded Software Engineer

San Jose, CA, United States

Serdes Analog/Mixed Signal Design Engineer

San Jose, CA, United States

Validation Engineer

San Jose, CA, United States

SerDes Validation Engineer

San Jose, CA, United States

SerDes Architecture and Modeling Engineer

San Jose, CA, United States

Serdes PHY Design Engineer

San Jose, CA, United States